

IPC-A-600

Revision K – July 2020
Supersedes Revision J
May 2016

Acceptability of Printed Boards

Developed by



BUILD ELECTRONICS BETTER

participants from
14 countries
contributed to this standard



This is a preview. [Click here to purchase the full publication.](#)

The Principles of Standardization

In May 1995 the IPC's Technical Activities Executive Committee (TAEC) adopted Principles of Standardization as a guiding principle of IPC's standardization efforts.

Standards Should:

- Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
- Minimize time to market
- Contain simple (simplified) language
- Just include spec information
- Focus on end product performance
- Include a feedback system on use and problems for future improvement

Standards Should Not:

- Inhibit innovation
- Increase time-to-market
- Keep people out
- Increase cycle time
- Tell you how to make something
- Contain anything that cannot be defended with data

Notice

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

IPC Position Statement on Specification Revision Change

It is the position of IPC's Technical Activities Executive Committee that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC publication is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision. Adopted October 6, 1998

Why is there a charge for this document?

Your purchase of this document contributes to the ongoing development of new and updated industry standards and publications. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC's volunteers in the standards and publications development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC's staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC's membership dues have been kept low to allow as many companies as possible to participate. Therefore, the standards and publications revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards and publications, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit www.ipc.org or call 847/597-2809.

Thank you for your continued support.

This is a preview. [Click here to purchase the full publication.](#)



IPC-A-600K

Acceptability of Printed Boards

If a conflict occurs between the English and translated versions of this document, the English version will take precedence.

Developed by the IPC-A-600 Task Group (7-31a) of the Product Assurance Committee (7-30) of IPC

Supersedes:

IPC-A-600J - May 2016
IPC-A-600H - April 2010
IPC-A-600G - July 2004
IPC-A-600F - November 1999

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC
3000 Lakeside Drive, Suite 105N
Bannockburn, Illinois
60015-1249
Tel 847 615.7100
Fax 847 615.7105

This is a preview. [Click here to purchase the full publication.](#)

Acknowledgment

Any document involving a complex technology draws material from a vast number of sources across many continents. While the principal members of the A-600 Task Group (7-31a) of the Product Assurance Committee (7-30) are shown below, it is not possible to include all of those who assisted in the evolution of this standard. To each of them, the members of IPC extend their gratitude. Special thanks goes to the members of the Rigid Printed Board Committee (D-30) for their efforts in establishing acceptance criteria for printed boards.

Product Assurance Committee

Chair
 Robert Cooke
 NASA Johnson Space Center
 Vice-Chair
 Debbie Wade
 Advanced Rework Technology-A.R.T

IPC-A-600 Task Group

Co-Chair
 Scott Bowles
 Lockheed Martin Space
 Systems Company
 Co-Chair
 Denise Charest
 Amphenol Printed Circuits, Inc.

Technical Liaison of the IPC Board of Directors

Bob Neves
 Microtek (Changzhou) Laboratories

IPC-A-600 Task Group

Elizabeth Allison, NTS - Baltimore
 David Anderson, Raytheon Company
 Norman Armendariz, Raytheon Company
 Lance Auer, Conductor Analysis
 Technologies, Inc.
 Jimmy Baccam, Lockheed Martin Missiles
 & Fire Control
 John Bauer, Collins Aerospace
 Phil Befus, Honeywell Aerospace
 James Blanche, NASA Marshall Space
 Flight Center
 Steven Bowles, DuPont SVTC
 Mark Buechner, BAE Systems
 Michael Chang, Northrop Grumman
 Corporation
 Thomas Clark, Lockheed Martin Missiles
 & Fire Control
 Michael Collier, Teledyne Leeman Labs
 Robert Cooke, NASA Johnson Space
 Center
 Cesar De Luna, NTS - Anaheim
 Francesco Di Maio, GESTLABS S.r.l.
 Don Dupriest, Lockheed Martin Missiles &
 Fire Control
 Julie Ellis, TTM Technologies
 Richard Etchells, Electronic Technology
 Resource Partners
 Gary Ferrari, FTG Circuits
 William Fox, Lockheed Martin Missile &
 Fire Control
 Mahendra Gandhi, Northrop Grumman
 Space Systems
 Gonzalo J Garcia Leypon, Cirexx
 International, Inc.

Herb Girtz, Holaday Circuits Inc.
 Constantino Gonzalez, ACME Training &
 Consulting
 Pierre-Emmanuel Goutorbe, Airbus
 Defence & Space
 Vicka Hammill, Honeywell Inc. Air
 Transport Systems
 Hardeep Heer, FTG Circuits
 Philip Henault, Raytheon
 Joshua Huang, Nvidia Corporation
 Emma Hudson, Emma Hudson Technical
 Consultancy Ltd
 Frank Huijsmans, PIEK International
 Education Centre
 Henrik Jensen, Gaasdal Bygningsindustri
 A/S
 Joseph Kane, BAE Systems
 Allen Keeney, Johns Hopkins University
 Maan Kokash, BAE Systems
 Nick Koop, TTM Technologies
 Kelly Kovalovsky, BAE Systems
 Kevin Kusiak, Lockheed Martin
 Corporation
 Meredith LaBeau, Calumet Electronics
 Corp.
 Jeremy Lakoskey, Honeywell International
 Leo Lambert, EPTAC Corporation
 Christina Landon, NSWC Crane
 David Lee, BMK Professional Electronics
 Gmb
 Minsu Lee, Korea Printed Circuit
 Association
 Peggy LeGrand, TTM Technologies
 Andrew Leslie, BAE Systems

Jeff Lewis, Holaday Circuits Inc.
 Peter Lindhardt, TTM Technologies -
 Logan Division
 Dan Loew, L3Harris
 Jennifer Ly, BAE Systems
 Todd MacFadden, Bose Park Place
 Manufacturing
 Chris Mahanna, Robisan Laboratory Inc.
 Tabishur Malik, TTM Technologies
 Tim McKliget, Holaday Circuits Inc.
 Melissa Meagher, Raytheon Missile
 Systems
 Michael Miller, NSWC Crane
 James Monarchio, TTM Technologies
 Steven Murray, Northrop Grumman
 Corporation
 Robert Neves, Microtek Laboratories
 China
 Thi V. Nguyen, Lockheed Martin Missile &
 Fire Control
 Jamie Noland, Blackfox Training Institute
 Gerard O'Brien, Solderability Testing &
 Solutions, Inc.
 Gianluca Parodi, IIS Progress SRL
 Gerry Partida, Summit Interconnect -
 Anaheim
 Helena Pasquito, EPTAC Corporation
 Yogen Patel, Candor Industries Inc.
 Jan Pedersen, Elmatica AS
 Stephen Pierce, SGP Ventures, Inc.
 John Potenza, Lockheed Martin Mission
 Systems & Training
 Randy Reed, R. Reed Consultancy LLC

Acknowledgment (cont.)

Owen Reid, Lockheed Martin Missiles & Fire Control	Hans Shin, Pacific Testing Laboratories, Inc.	Bradley Toone, L3Harris Communications
Curtis Ricotta, Lockheed Martin Space Systems Company	Patrick Smith, Cirexx International, Inc.	Paul Van Dang, Innovative Circuits
Jose Rios, Raytheon	David Sommervold, Henkel US Operations Corp.	Crystal Vanderpan, UL LLC
Nef Rios, Summit Interconnect - Anaheim	Brian Stevens, Collins Aerospace	Pietro Vergine, Advanced Rework Technology-A.R.T
Kris Roberson, Bandjwet Enterprises, Inc. D/B/A BEST	Marshall Stolstrom, TTM Technologies, Inc.	Adeodato Vigano, Compunetics Inc.
Thomas Romont, IFTEC	Stephanie Stork, L3Harris Communications	Jennet Volden, Collins Aerospace
Christina Rutherford, Honeywell Aerospace	Ingrid Swenson, TTM Technologies, Inc.	Debbie Wade, Advanced Rework Technology-A.R.T
Gilbert Shelby, Raytheon Systems Company	Audra Thurston, Calumet Electronics Corp.	Rob Walls, PIEK International Education Centre (I.E.C.) BV
Russell Shepherd, NTS - Anaheim		

A special note of thanks goes to Curtis Ricotta of Lockheed Martin Space Systems Company and Denise Charest of Amphenol Printed Circuits, Inc. for supplying a significant amount of new photographs for this revision.

Table of Contents

<p>Acknowledgment iii</p> <p>1 Introduction 1</p> <p>1.1 Scope 1</p> <p>1.2 Purpose 1</p> <p>1.3 Approach To This Document 1</p> <p>1.4 Classification 1</p> <p>1.5 Acceptance Criteria 2</p> <p>1.6 Applicable Documents 3</p> <p style="padding-left: 20px;">1.6.1 IPC 3</p> <p style="padding-left: 20px;">1.6.2 American Society of Mechanical Engineers 4</p> <p>1.7 Dimensions and Tolerances 4</p> <p>1.8 Terms and Definitions 4</p> <p>1.9 Revision Level Changes 4</p> <p>1.10 Workmanship 4</p> <p>2 Externally Observable Characteristics 5</p> <p>2.1 Printed Board Edges 5</p> <p style="padding-left: 20px;">2.1.1 Burrs 5</p> <p style="padding-left: 40px;">2.1.1.1 Nonmetallic Burrs 6</p> <p style="padding-left: 40px;">2.1.1.2 Metallic Burrs 7</p> <p style="padding-left: 20px;">2.1.2 Nicks 8</p> <p style="padding-left: 20px;">2.1.3 Haloing 9</p> <p>2.2 Base Material Surface 10</p> <p style="padding-left: 20px;">2.2.1 Weave Exposure 11</p> <p style="padding-left: 20px;">2.2.2 Weave Texture 12</p> <p style="padding-left: 20px;">2.2.3 Mechanically Induced Disrupted Fibers 13</p> <p style="padding-left: 20px;">2.2.4 Surface Voids 14</p> <p>2.3 Base Material Subsurface 15</p> <p style="padding-left: 20px;">2.3.1 Measling 20</p> <p style="padding-left: 20px;">2.3.2 Crazeing 22</p> <p style="padding-left: 20px;">2.3.3 Delamination/Blister 25</p> <p style="padding-left: 20px;">2.3.4 Foreign Inclusions 28</p> <p>2.4 Solder Coatings and Fused Tin Lead 30</p> <p style="padding-left: 20px;">2.4.1 Nonwetting 30</p> <p style="padding-left: 20px;">2.4.2 Dewetting 31</p> <p>2.5 Holes – Plated-Through – General 33</p> <p style="padding-left: 20px;">2.5.1 Nodules/Rough Plating 33</p> <p style="padding-left: 20px;">2.5.2 Pink Ring 34</p> <p style="padding-left: 20px;">2.5.3 Voids – Copper Plating 35</p> <p style="padding-left: 20px;">2.5.4 Voids – Finished Coating 36</p> <p style="padding-left: 20px;">2.5.5 Lifted Lands – (Visual) 37</p> <p style="padding-left: 20px;">2.5.6 Cap Plating of Filled Holes – (Visual) 38</p> <p style="padding-left: 20px;">2.5.7 Back-Drilled Holes – (Visual) 40</p>	<p>2.6 Holes – Unsupported 42</p> <p style="padding-left: 20px;">2.6.1 Haloing 42</p> <p>2.7 Edge Board Contacts 43</p> <p style="padding-left: 20px;">2.7.1 Surface Plating – Printed Board Edge Connector Lands 43</p> <p style="padding-left: 40px;">2.7.1.1 Surface Plating – Edge Connector Lands (Gap/Overlap Area) 45</p> <p style="padding-left: 20px;">2.7.2 Burrs on Edge-Board Contacts 46</p> <p style="padding-left: 20px;">2.7.3 Adhesion of Overplate 47</p> <p>2.8 Marking 49</p> <p style="padding-left: 20px;">2.8.1 Etched Marking 50</p> <p style="padding-left: 20px;">2.8.2 Ink Marking 52</p> <p>2.9 Solder Mask 54</p> <p style="padding-left: 20px;">2.9.1 Coverage Over Conductors (Skip Coverage) 55</p> <p style="padding-left: 20px;">2.9.2 Registration to Holes (All Finishes) ... 56</p> <p style="padding-left: 20px;">2.9.3 Registration to Rectangular Surface Mount Lands 57</p> <p style="padding-left: 40px;">2.9.3.1 Registration to Round Surface Mount Lands (BGA) – Solder Mask-Defined Lands 58</p> <p style="padding-left: 40px;">2.9.3.2 Registration to Round Surface Mount Lands (BGA) – Copper-Defined Lands 59</p> <p style="padding-left: 40px;">2.9.3.3 Registration to Round Surface Mount Lands (BGA) – (Solder Dam) 60</p> <p style="padding-left: 20px;">2.9.4 Blisters/Delamination 61</p> <p style="padding-left: 20px;">2.9.5 Adhesion (Flaking or Peeling) 63</p> <p style="padding-left: 20px;">2.9.6 Waves/Wrinkles/Ripples 64</p> <p style="padding-left: 20px;">2.9.7 Tenting (Via Holes) 65</p> <p style="padding-left: 20px;">2.9.8 Soda Strawing 66</p> <p>2.10 Pattern Definition – Dimensional 68</p> <p style="padding-left: 20px;">2.10.1 Conductor Width and Spacing 68</p> <p style="padding-left: 40px;">2.10.1.1 Conductor Width 69</p> <p style="padding-left: 40px;">2.10.1.2 Conductor Spacing 70</p> <p style="padding-left: 20px;">2.10.2 External Annular Ring – Measurement 71</p> <p style="padding-left: 20px;">2.10.3 External Annular Ring – Supported Holes and Microvia Capture Land ... 72</p> <p style="padding-left: 20px;">2.10.4 External Annular Ring – Unsupported Holes 74</p> <p style="padding-left: 20px;">2.10.5 Surface Plating – Rectangular Surface Mount Lands 75</p> <p style="padding-left: 20px;">2.10.6 Surface Plating – Round Surface Mount Lands (BGA) 77</p> <p style="padding-left: 20px;">2.10.7 Surface Plating – Wire Bond Pads .. 79</p> <p>2.11 Flatness 81</p>
--	--

Table of Contents (cont.)

3 Internally Observable Characteristics	83	3.3.15 Annular Ring – Microvia to Target Land	134
3.1 Dielectric Materials	84	3.3.16 Microvia Target Land Contact Dimension	136
3.1.1 Laminate Voids/Cracks (Outside Thermal Zone)	84	3.3.17 Microvia Target Land Piercing	139
3.1.2 Registration/Conductor to Holes	87	3.3.18 Lifted Lands – (Cross-Sections)	140
3.1.3 Clearance Hole, Unsupported, to Power/Ground Planes	88	3.3.19 Copper Plating Thickness – Hole Wall	141
3.1.4 Dielectric Material, Clearance, Metal Plane for Supported Holes	89	3.3.20 Copper Wrap Plating	142
3.1.5 Delamination/Blister	90	3.3.21 Copper Cap Plating of Filled Holes	145
3.1.6 Dielectric Removal	91	3.3.22 Plated Copper Filled Vias (Through, Blind, Buried and Microvia)	147
3.1.6.1 Etchback	93	3.3.23 Material Fill of Through, Blind, Buried and Microvia Structures (Other than Copper Plating)	149
3.1.6.2 Smear Removal	95	3.3.24 Back-Drilled Holes (Microsection Evaluation)	151
3.1.6.3 Negative Etchback	97	3.3.25 Solder Coating Thickness (Only When Specified)	152
3.1.7 Layer-to-Layer Spacing	99	3.4 Plated-Through Holes – Drilled	153
3.1.8 Resin Recession	101	3.4.1 Burrs	154
3.1.9 Hole Wall Dielectric/Plated Barrel Separation (Hole Wall Pullaway)	102	3.4.2 Nailheading	155
3.2 Conductive Patterns – General	103	3.5 Plated-Through Holes – Punched	156
3.2.1 Etching Characteristics	105	3.5.1 Roughness and Nodules	157
3.2.2 Print and Etch	107	3.5.2 Flare	158
3.2.2.1 Overhang	108	4 Miscellaneous	159
3.2.3 External Conductor Thickness (Foil Plus Plating)	109	4.1 Flexible and Rigid-Flex Printed Boards	159
3.2.4 Non-Plated Layer Copper Foil Thickness	110	4.1.1 Coverlay Coverage – Coverfilm Separations	160
3.2.5 Solder Mask Thickness	111	4.1.2 Coverlay/Covercoat Coverage – Adhesives	162
3.3 Plated-Through Holes – General	112	4.1.2.1 Adhesive Squeeze-Out – Land Area	162
3.3.1 Copper Plating Voids	114	4.1.2.2 Adhesive Squeeze-Out – Foil Surface	163
3.3.2 Plating Nodules	115	4.1.3 Access Hole Registration for Coverlay and Stiffeners	164
3.3.3 Plating Folds/Inclusions	116	4.1.4 Plating Anomalies	165
3.3.4 Wicking	118	4.1.5 Stiffener Bonding	166
3.3.4.1 Wicking, Clearance Holes	119	4.1.6 Transition Zone, Rigid Area to Flexible Area	167
3.3.5 Innerlayer Inclusions	120	4.1.7 Solder Wicking/Plating Penetration Under Coverlay	168
3.3.6 Innerlayer Separation – Vertical (Axial) Microsection	121	4.1.8 Laminate Integrity	169
3.3.7 Innerlayer Separation – Horizontal (Transverse) Microsection	123	4.1.8.1 Laminate Integrity – Flexible Printed Board	170
3.3.8 Plating Separation	124		
3.3.9 Foil Crack – (Internal Foil) “C” Crack	126		
3.3.10 Foil Crack (External Foil) “A,” “B,” “D” Cracks	127		
3.3.11 Plating Crack (Barrel) “E” Crack	128		
3.3.12 Plating Crack – (Corner) “F” Crack	129		
3.3.13 Plating Microanomalies	130		
3.3.14 Annular Ring – Internal Layers	131		

Table of Contents (cont.)

4.1.8.2	Laminate Integrity – Rigid-Flex Printed Board	171
4.1.9	Etchback (Type 3 and Type 4 Only)	172
4.1.10	Smear Removal (Type 3 and 4 Only)	173
4.1.11	Trimmed Edges/Edge Delamination	174
4.1.12	Silver Film Integrity	176
4.2	Metal Core Printed Boards	178
4.2.1	Type Classifications	179
4.2.2	Spacing Laminated Type	180
4.2.3	Insulation Thickness, Insulated Metal Substrate	181
4.2.4	Insulation Material Fill, Laminated Type Metal Core	182
4.2.5	Cracks in Insulation Material Fill, Laminated Type	183
4.2.6	Core Bond to Plated-Through Hole Wall	184
4.3	Flush Printed Boards	185
4.3.1	Flushness of Surface Conductor	185
5	Cleanliness Testing	186
5.1	Solderability Testing	187
5.1.1	Plated-Through Holes (Applicable to Solder Float Test)	188
5.2	Electrical Integrity	190

This Page Intentionally Left Blank