

IPC-7095D-WAM1

with Amendment 1





2019 – June

Design and Assembly Process Implementation for Ball Grid Arrays (BGAs)

Supersedes IPC-7095D

June 2018

An international standard developed by IPC



Association Connecting Electronics Industries



This is a preview. [Click here to purchase the full publication.](#)

The Principles of Standardization

In May 1995 the IPC's Technical Activities Executive Committee (TAEC) adopted Principles of Standardization as a guiding principle of IPC's standardization efforts.

Standards Should:

- Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
- Minimize time to market
- Contain simple (simplified) language
- Just include spec information
- Focus on end product performance
- Include a feedback system on use and problems for future improvement

Standards Should Not:

- Inhibit innovation
- Increase time-to-market
- Keep people out
- Increase cycle time
- Tell you how to make something
- Contain anything that cannot be defended with data

Notice

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

IPC Position Statement on Specification Revision Change

It is the position of IPC's Technical Activities Executive Committee that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC publication is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision. Adopted October 6, 1998

Why is there a charge for this document?

Your purchase of this document contributes to the ongoing development of new and updated industry standards and publications. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC's volunteers in the standards and publications development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC's staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC's membership dues have been kept low to allow as many companies as possible to participate. Therefore, the standards and publications revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards and publications, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit www.ipc.org or call 847/597-2809.

Thank you for your continued support.



IPC-7095D-WAM1

Design and Assembly Process Implementation for Ball Grid Arrays (BGAs)

Developed by the Ball Grid Array Task Group (5-21f) of the
Assembly & Joining Processes Committee (5-20) of IPC

Supersedes:

IPC-7095D-AM1 - June 2019
IPC-7095D - June 2018
IPC-7095C - January 2013
IPC-7095B - March 2008
IPC-7095A - October 2004
IPC-7095 - August 2000

Users of this publication are encouraged to participate in the
development of future revisions.

Contact:

IPC
3000 Lakeside Drive, Suite 105N
Bannockburn, Illinois
60015-1249
Tel 847 615.7100
Fax 847 615.7105

This is a preview. [Click here to purchase the full publication.](#)

This Page Intentionally Left Blank

Acknowledgment

Any document involving a complex technology draws material from a vast number of sources across many continents. While the principal members of the IPC Ball Grid Array Task Group (5-21f) of the Assembly & Joining Processes Committee (5-20) are shown below, it is not possible to include all of those who assisted in the evolution of this standard. To each of them, the members of the IPC extend their gratitude.

Assembly & Joining Processes Committee

Co-Chairs
Daniel L. Foster
Missile Defense Agency

Leo P. Lambert
EPTAC Corporation

Vice Chair
Karen A. Tellefsen
Alpha Assembly Solutions

Ball Grid Array Task Group

Chair
Ray Prasad
Ray Prasad Consultancy Group

Rob Rowland
Axiom Electronics, LLC

Technical Liaison of the IPC Board of Directors

Bob Neves
Microtek (Changzhou) Laboratories

Ball Grid Array Task Group

Wallace Ables, Dell, Inc.
David Adams, Rockwell Collins
Jamie Albin, Lockheed Martin Space Systems Company
Dudi Amir, Intel Corp.
Richard Arnold, Continental Automotive Systems
Raiyomand Aspandiar, Intel Corp.
Paul Austen, Electronic Controls Design, Inc.
Johnny Baccam, Lockheed Martin Missiles & Fire Control
Elizabeth Benedetto, Hewlett-Packard Company
Gerald Leslie Bogert, Bechtel Plant Machinery, Inc.
Lance Brack, Raytheon Missile Systems
James Daggett, Raytheon Company
Michael Durkan, Mentor Graphics Corporation
Harold Ellison, Quantum Corporation
Gerd Fischer, NASA Goddard Space Flight Center
Joe Fjelstad, Verdant Electronics
Mahendra Gandhi, Northrop Grumman Aerospace Systems
Reza Ghaffarian, Jet Propulsion Laboratory
Ramsey Guy, R & D Assembly

Martin Hart, Topline Corporation
David Hillman, Rockwell Collins
Robert Hills, Tait Electronics
Ife Hsu, Intel Corp.
Greg Hurst, BAE Systems
Jennie Hwang, H-Technologies Group
Richard Iodice, Raytheon Company
Mark Jeanson, IBM Corporation
Sharissa Johns, Lockheed Martin Corporate Engineering
Michael Johnson, M/A-COM Technology Solutions, Inc.
Milea Kammer, Honeywell Aerospace
Joseph Kane, BAE Systems
Matt Kelly, IBM Corporation
Russell Kido, Practical Components Inc.
Vijay Kumar, Lockheed Martin Missile & Fire Control
Kevin Laphen, Practical Components Inc.
David Lober, Kyzen Corporation
Kyle Loomis, Kester
Steve Martell, Sonoscan Inc.
Karen McConnell, Northrop Grumman Corporation
Daniel McCormick, NSWC Crane
Mary Nailos, Dell, Inc.

David Nelson, Adtran Inc.
Jack Olson, Caterpillar Inc.
Mel Parrish, STI Electronics, Inc.
Sam Polk, Lockheed Martin Missiles and Fire Control
Jagadeesh Radhakrishnan, Intel Corp.
Ed Rios, Motorola Solutions
Michael Roth, IBM Corporation
Richard Rumas, Honeywell Aerospace
Francoise Sarrazin, FLEX
Karl Sauter, Oracle America, Inc.
Jeff Schake, ASM Assembly Systems
Martin Scionti, Raytheon Missile Systems
Jeff Shubrooks, Raytheon Company
Vern Solberg, Solberg Technical Consulting
Gregg Stearns, Emerson Climate Technologies- Retail Solutions
John Thompson, FCI USA, Inc.
Kristen Troxel, Hewlett-Packard Company
Penny Valcana, Simulation Technologies
Udo Welzel, Robert Bosch GmbH
Linda Woody, Lockheed Martin Missile & Fire Control
Michael Yuen, Foxconn

IPC recognizes the following group of people who took leadership over specific sections of the document and/or met for a two-day working meeting to take those section edits and content contributions and shape them into the Final Draft for Industry Review. Their efforts accelerated the process of moving the standard from working draft to ballot approval in less than one year.

Ray Prasad, Ray Prasad Consultancy
Group

Rob Rowland, Axiom Electronics,
LLC

Karen McConnell, Northrop
Grumman Corporation

Ife Hsu, Intel Corporation

Bhanu Sood, NASA Goddard Space
Flight Center

Dudi Amir, Intel Corporation

John Thompson, FCI USA, Inc.

Raiyomand Aspandiar, Intel
Corporation

Table of Contents

1	SCOPE	1	4	COMPONENT CONSIDERATIONS	15
1.1	Purpose	1	4.1	Semiconductor Packaging Comparisons and Drivers	15
1.1.1	Intent	1	4.1.1	Package Feature Comparisons	15
1.1.2	Interpretation of “Shall”	1	4.1.2	BGA Package Influencers	16
1.1.3	Presentation	1	4.1.3	Cost Concerns	16
1.1.4	Use of “Lead”	1	4.1.4	Component Handling	16
1.1.5	Abbreviations and Acronyms	1	4.1.5	Thermal Performance	18
2	APPLICABLE DOCUMENTS	1	4.1.6	Spatial Constraint	18
2.1	IPC	1	4.1.7	Electrical Performance	18
2.2	Joint Standards	2	4.1.8	Mechanical Performance	18
2.3	JEDEC	2	4.2	Die Mounting in the BGA Package	19
2.4	EIA	3	4.2.1	Wire Bonding	19
3	SELECTION CRITERIA AND MANAGING BGA IMPLEMENTATION	3	4.2.2	Flip Chip	20
3.1	Terms and Definitions	3	4.2.3	Changing BGA Termination Materials	20
3.1.1	Solder-Mask-Defined (SMD) BGA Pad	3	4.2.4	Options for Nonreballled BGAs	21
3.1.2	Non-Solder-Mask Defined (NSMD) BGA Pad	3	4.3	Standardization	22
3.1.3	Nonwet Open (NWO)	3	4.3.1	Industry Standards for BGAs	22
3.1.4	Head-on-Pillow (HoP)	3	4.3.2	BGA Package Pitch	24
3.2	Overview	3	4.3.3	BGA Package Outline	25
3.3	Description of Assembly Infrastructure	4	4.3.4	Ball Size Relationships	25
3.3.1	Land Patterns and Printed Board Considerations	4	4.3.5	Package-on-Package (PoP) BGA	26
3.3.2	Technology Comparison	5	4.3.6	Coplanarity	26
3.3.3	Assembly Equipment Impact	8	4.4	Component Packaging Style Considerations	26
3.3.4	Stencil Requirements	8	4.4.1	Solder Ball Alloys	27
3.3.5	Inspection Requirements	8	4.4.2	Ball Attach Process	30
3.3.6	Test	8	4.4.3	Ceramic Ball Grid Array (CBGA)	30
3.4	Time-to-Market Readiness	8	4.4.4	Ceramic Column Grid Arrays (CCGAs)	31
3.5	Methodology	9	4.4.5	Tape-Based Ball Grid Arrays (TBGAs)	35
3.6	Process Step Analysis	9	4.4.6	Multiple-Die Packaging	35
3.7	BGA Limitations and Issues	9	4.4.7	System-in-Package (SiP)	36
3.7.1	Visual Inspection	9	4.4.8	Three-Dimensional (3D) Folded Package Technology	36
3.7.2	Moisture Sensitivity	10	4.4.9	Ball Stack	36
3.7.3	BGA and Board Coplanarity and Warpage	10	4.4.10	Folded and Stacked Packaging Combination	37
3.7.4	Rework	11	4.4.11	Package-on-Package (PoP)	37
3.7.5	Cost	11	4.4.12	Benefits of Multiple-Die Packaging	37
3.7.6	Voids in BGAs	11	4.5	BGA Connectors and Sockets	38
3.7.7	Pad Cratering	11	4.5.1	Material Considerations for BGA Connectors	38
3.7.8	Head-on-Pillow (Hop) Defect	13	4.5.2	Attachment Considerations for BGA Connectors	38
3.7.9	Nonwet Open (NWO) Defect	14	4.5.3	BGA Materials and Socket Types	39
3.7.10	Reliability Concerns	14	4.5.4	Attachment Considerations for BGA Sockets	39

4.6	BGA Construction Materials	40	6.1.4	Alignment Legends (Silkscreened Ink, Cu Features, Pin 1 Identifier)	59
4.6.1	Types of BGA Substrate Materials	40	6.2	Attachment Sites (Land Patterns and Vias)	60
4.6.2	BGA Substrate Materials Properties	41	6.2.1	Land Diameter Size and Its Impact on Routing	60
4.7	BGA Package Design Considerations	42	6.2.2	Solder-Mask-Defined (SMD) Land and Metal-Defined Land Designs	61
4.7.1	Power and Ground Planes	42	6.2.3	Conductor Width	62
4.7.2	Signal Integrity	43	6.2.4	Via Size and Location	62
4.7.3	Heat Spreader Incorporation Inside the Package	43	6.2.5	Parameters Affecting Solder Mask on BGAs ...	64
4.8	BGA Package Acceptance Criteria and Shipping Format	43	6.2.6	Multiple-Grid BGA Land Pattern Array Designs	64
4.8.1	Missing Balls	43	6.3	Escape and Conductor Routing Strategies	65
4.8.2	Voids in Solder Balls	44	6.3.1	Escape Strategies	68
4.8.3	Solder Ball Attach Integrity	44	6.3.2	Surface Conductor and Space Width	68
4.8.4	Package and Ball Coplanarity	44	6.3.3	Land-to-Via (Dog Bone) Routing Patterns	69
4.8.5	Moisture Sensitivity (Baking, Storage, Handling and Rebaking)	45	6.3.4	Design for Mechanical Strain Mitigation	70
4.8.6	Shipping Medium (Tape and Reel, Trays, Tubes)	46	6.3.5	Uncapped Via-in-Pad and Its Impacts on Reliability	71
5	PRINTED BOARDS AND OTHER MOUNTING STRUCTURES	46	6.3.6	Fine-Pitch BGA (FBGA) Microvia-in-Land Strategies	72
5.1	Substrates	46	6.3.7	Power and Ground Connectivity	72
5.1.1	Organic Substrates	46	6.4	Impact of Wave Solder on Top-Side BGAs	73
5.1.2	Inorganic Substrates	46	6.4.1	Top-Side Reflow	73
5.1.3	High-Density Interconnect (HDI) Build-Up Layers	46	6.4.2	Impact of Top-Side Reflow	73
5.2	Base Materials Considerations	48	6.4.3	Methods for Avoiding Top-Side Reflow	75
5.2.1	Resin Systems	48	6.4.4	Top-Side Reflow for Pb-Free Boards	75
5.2.2	Laminate Material Properties	48	6.5	Testability and Test Point Access	75
5.3	Printed Board Surface Finishes	49	6.5.1	Component Testing	75
5.3.1	Hot-Air Solder Leveling (HASL)	50	6.5.2	Solder Ball Damage During Test and Burn-In	76
5.3.2	Organic Solderability Preservative (OSP) Coatings	51	6.5.3	Printed Board Testing	77
5.3.3	Noble Platings/Coatings	51	6.5.4	Printed Board Assembly Testing	78
5.4	Solder Mask	55	6.6	Other Design for Manufacturability (DfM) Issues	79
5.4.1	Wet- and Dry-Film Solder Masks	55	6.6.1	Panel/Pallet Design	80
5.4.2	Jettable Solder Mask	55	6.6.2	In-Process/End-Product Test Coupons	80
5.4.3	Registration of Board-to-Panel Image for Solder Mask	56	6.7	Thermal Management	82
5.5	Via Protection	56	6.7.1	Conduction	82
5.5.1	Encroached Vias	56	6.7.2	Radiation	82
5.5.2	Via Tenting, Plugging and Filling	56	6.7.3	Convection	83
6	PRINTED CIRCUIT ASSEMBLY DESIGN CONSIDERATIONS	58	6.7.4	Thermal Interface Materials	83
6.1	Component Placement and Clearances	58	6.7.5	Heat Sink Attachment Methods for BGAs	84
6.1.1	Pick-and-Place Assembly	58	7	BGA ASSEMBLY	86
6.1.2	Repair/Rework Requirements	58	7.1	Surface Mount Assembly Processes	86
6.1.3	Global Placement	59	7.1.1	Solder Paste and Its Application	86
			7.1.2	Component Placement Impact	92

7.1.3	Vision Systems for BGA Placement	92	7.8.6	Nonwet Open (NWO) / Hanging Ball	139
7.1.4	Reflow Soldering and Profiling	94	7.8.7	Component Defects	139
7.1.5	Effects of Materials on Flux Activation, Component Damage and Solderability	102	7.9	Repair Processes	140
7.1.6	Clean vs. No-Clean	102	7.9.1	Rework and Repair Philosophy	140
7.1.7	Package Stand-Off	103	7.9.2	Removal of BGAs	140
7.2	Processes After Assembly	104	7.9.3	Replacement	141
7.2.1	Conformal Coatings	104	8	RELIABILITY	143
7.2.2	Use of Underfills and Adhesives	105	8.1	Reliability Factors for BGA Assemblies	144
7.2.3	Depaneling of Printed Boards and Modules ...	111	8.1.1	Cyclic Strain	144
7.3	Inspection Techniques	111	8.1.2	Fatigue	144
7.3.1	X-Ray Inspection	111	8.1.3	Creep	145
7.3.2	X-Ray Image Acquisition	112	8.1.4	Creep and Fatigue Interaction	146
7.3.3	Definition and Discussion of X-Ray System Terminology	113	8.1.5	Reliability Under Mechanical Loads	146
7.3.4	X-Ray Image Analysis	117	8.2	Damage Mechanisms and Failure of Solder Attachments	147
7.3.5	Scanning Acoustic Microscopy (SAM)	119	8.2.1	Comparison of Thermal Fatigue Crack Growth Mechanism in SnAgCu (SAC) vs. SnPb BGA Solder Joints	148
7.3.6	BGA Stand-Off Measurement	121	8.2.2	Mixed-Alloy Soldering	149
7.3.7	Optical Inspection (Endoscopy)	121	8.3	Solder Joints and Attachment Types	150
7.3.8	Destructive Analysis Methods	122	8.3.1	Global Expansion Mismatch	151
7.4	Testing and Product Verification	125	8.3.2	Local Expansion Mismatch	151
7.4.1	Electrical Testing	125	8.3.3	Internal Expansion Mismatch	151
7.4.2	Functional Test (FT) Coverage	125	8.4	Solder Attachment Failure	151
7.4.3	Burn-In Testing	125	8.4.1	Solder Attachment Failure Classification	151
7.4.4	Product Screening Tests	125	8.5	Critical Factors Impacting Reliability	156
7.5	Void Identification	125	8.5.1	Package Technology	156
7.5.1	Sources of Voids	126	8.5.2	Stand-Off Height	157
7.5.2	Void Classification	127	8.5.3	Printed Board Design Considerations	158
7.5.3	Voids in BGA Solder Joints	127	8.5.4	Reliability of Solder Attachments of Ceramic Grid Arrays (CGAs)	158
7.6	Void Measurement	128	8.5.5	Pb-Free Soldering of BGAs	159
7.6.1	X-Ray Detection and Measurement Cautions	128	8.6	Design for Reliability (DfR) Process	165
7.6.2	Impacts of Voids	128	8.7	Validation and Qualification Tests	165
7.6.3	Void Protocol Development	129	8.8	Screening Procedures	166
7.6.4	Sampling Plans for Void Evaluation	130	8.8.1	Solder Joint Defects	166
7.7	Process Control for Void Reduction	131	8.8.2	Screening Recommendations	166
7.7.1	Process Parameter Impact on Void Formation	131	8.9	Accelerated Reliability Testing	166
7.7.2	Process Control Criteria for Voids in Solder Balls	134	9	PROCESS TROUBLESHOOTING	166
7.7.3	Process Control Criteria	135	9.1	Solder Mask-Defined (SMD) BGA Conditions	166
7.8	Solder Defects	136	9.1.1	Solder-Mask-Defined (SMD) and Non- Solder-Mask-Defined (NSMD) Lands	167
7.8.1	Solder Bridging	136	9.1.2	Solder-Mask-Defined (SMD) Land on Product Printed Board	167
7.8.2	Cold Solder	136	9.1.3	Solder-Mask-Defined (SMD) BGA Failures	168
7.8.3	Opens	136			
7.8.4	Insufficient/Uneven Heating	136			
7.8.5	Head-on-Pillow (HoP)	137			

