



ASSOCIATION CONNECTING  
ELECTRONICS INDUSTRIES®

---

# IPC-2251

## Design Guide for the Packaging of High Speed Electronic Circuits

### **IPC-2251**

November 2003

A standard developed by IPC

Supersedes IPC-D-317A  
January 1995

2215 Sanders Road, Northbrook, IL 60062-6135  
Tel. 847.509.9700 Fax 847.509.9798  
[www.ipc.org](http://www.ipc.org)

[This is a preview. Click here to purchase the full publication.](#)

---

**The Principles of Standardization**

In May 1995 the IPC's Technical Activities Executive Committee adopted Principles of Standardization as a guiding principle of IPC's standardization efforts.

**Standards Should:**

- Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
- Minimize time to market
- Contain simple (simplified) language
- Just include spec information
- Focus on end product performance
- Include a feedback system on use and problems for future improvement

**Standards Should Not:**

- Inhibit innovation
- Increase time-to-market
- Keep people out
- Increase cycle time
- Tell you how to make something
- Contain anything that cannot be defended with data

**Notice**

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

**IPC Position Statement on Specification Revision Change**

It is the position of IPC's Technical Activities Executive Committee (TAEC) that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC publication is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision.

Adopted October 6, 1998

**Why is there a charge for this document?**

Your purchase of this document contributes to the ongoing development of new and updated industry standards and publications. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC's volunteers in the standards and publications development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC's staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC's membership dues have been kept low to allow as many companies as possible to participate. Therefore, the standards and publications revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards and publications, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit [www.ipc.org](http://www.ipc.org) or call 847/790-5372.

Thank you for your continued support.

This is a preview. [Click here to purchase the full publication.](#)



ASSOCIATION CONNECTING  
ELECTRONICS INDUSTRIES®

IPC-2251

# Design Guide for the Packaging of High Speed Electronic Circuits

Developed by the IPC-2251 Task Group (D-21a) of the High Speed/  
High Frequency Committee (D-20) of IPC

**Supersedes:**

IPC-D-317A - January 1995

IPC-D-317 - April 1990

Users of this publication are encouraged to participate in the  
development of future revisions.

Contact:

IPC  
2215 Sanders Road  
Northbrook, Illinois  
60062-6135  
Tel 847 509.9700  
Fax 847 509.9798

This is a preview. [Click here to purchase the full publication.](#)

This Page Intentionally Left Blank

## Acknowledgment

Any document involving a complex technology draws material from a vast number of sources. While the principal members of the IPC-2251 Task Group (D-21a) of the High Speed/High Frequency Committee (D-20) are shown below, it is not possible to include all of those who assisted in the evolution of this standard. To each of them, the members of the IPC extend their gratitude.

A special note of gratitude goes to Philip R. Wellington of L-3 Communications and Nicholas G. Paulter of NIST for their invaluable contributions towards the development of this document.

---

### High Speed/High Frequency Committee

Chair  
Thomas Bresnan  
R&D Circuits

### IPC-2251 Task Group

Chair  
Byron Case  
L-3 Communications

### Technical Liaisons of the IPC Board of Directors

Nilesh S. Naik  
Eagle Circuits Inc.  
  
Sammy Yi  
Flextronics International

---

### IPC-2251 Task Group

Amit Bhargwaj, Polar Instruments (AP) Pte. Ltd.  
Dr. Eric Bogatin, Giga Test Labs  
Robert Bremer, Litton Systems Inc.  
Christine R. Coapman, Delphi Delco Electronics Systems  
David J. Corbett, Defense Supply Center Columbus  
Theodore Edwards, Dynaco Corp.  
Werner Engelmaier, Engelmaier Associates, L.C.  
Martyn Gaudion, Polar Instruments Limited  
Michael R. Green, Lockheed Martin Space Systems Company

Richard P. Hartley, C.I.D., Hartley Enterprises  
Phillip E. Hinton, Hinton 'PWB' Engineering  
David H. Hoover, Multek  
Michael Jouppi, Thermal Man, Inc.  
Thomas E. Kemp Rockwell Collins  
George T. Kotecki, Northrop Grumman Corporation  
Rene R. Martinez, Northrop Grumman  
Deepak K. Pai, C.I.D.+, General Dynamics-Advanced Information

Nicholas G. Paulter, NIST  
Mohammad Rahnavaard, Xerox Corporation  
John Reynolds, Rogers Corporation  
Lowell Sherman, Defense Supply Center Columbus  
Ken Taylor, Polar Instruments, Inc.  
Daniel Welch, Arlon MED  
Philip R. Wellington, L-3 Communications  
Shlomi Zigdon, B.Sc., C.I.D., Shlomi Zigdon Technologies Ltd.

## Table of Contents

<b>1 GENERAL</b> .....	1	4.4 Component Placement .....	17
1.1 Purpose .....	1	4.4.1 Crosstalk Management.....	17
1.2 Scope .....	1	4.4.2 Impedance Control.....	17
1.3 Symbology, Terms and Definitions .....	1	4.4.3 Power Distribution .....	18
1.3.1 Symbology .....	1	4.4.4 Thermal Management .....	18
1.3.2 Terms and Definitions.....	2	4.4.5 System Cost.....	18
1.4 Units .....	6	<b>5 ELECTRICAL CONSIDERATIONS</b> .....	18
<b>2 APPLICABLE DOCUMENTS</b> .....	6	5.1 Power Distribution .....	18
<b>3 OVERVIEW</b> .....	6	5.1.1 System DC Model.....	18
3.1 Decision Making Process .....	6	5.1.2 Power Plane Impedance.....	19
3.2 Design Options.....	7	5.1.3 Integrated Circuit Decoupling .....	20
3.2.1 System Electrical/Mechanical Constraints .....	7	5.1.4 Decoupling Capacitance and Plane Capacitance .....	22
3.2.2 Signal Integrity Design Constraints .....	8	5.1.5 Device Power Dissipation.....	25
3.2.3 System Electrical/Mechanical Requirements .....	9	5.2 Permittivity .....	25
3.3 Mechanical Requirements.....	9	5.2.1 Relative Permittivity .....	25
3.3.1 Circuit Board.....	10	5.2.2 Effective Relative Permittivity .....	25
3.3.2 Hybrid.....	10	5.2.3 Frequency Dependence .....	26
3.3.3 Component Packaging .....	10	5.3 Lumped Capacitance Versus Transmission Line Environment .....	28
3.3.4 Thermal Management .....	10	5.4 Propagation Delay Time .....	30
3.3.5 Component Mounting .....	10	5.4.1 Capacitive Line .....	30
3.4 Electrical Considerations .....	10	5.4.2 Transmission Line.....	30
3.4.1 Power Distribution .....	10	5.5 Impedance Models .....	31
3.4.2 Permittivity.....	10	5.5.1 Microstrip .....	31
3.4.3 Capacitive Versus Transmission Line Environment .....	11	5.5.2 Embedded Microstrip.....	32
3.4.4 Propagation Time .....	11	5.5.3 Centered Stripline .....	33
3.4.5 Characteristic Impedance .....	11	5.5.4 Dual-Stripline .....	33
3.4.6 Signal Loading Effects.....	11	5.5.5 Differential Pair Conductors.....	34
3.4.7 Crosstalk.....	12	5.6 Loading Effects .....	36
3.4.8 Signal Attenuation.....	12	5.6.1 Termination Resistors .....	36
<b>4 MECHANICAL CONSIDERATIONS</b> .....	12	5.6.2 Reflections.....	36
4.1 Printed Board .....	12	5.6.3 Minimum Separation.....	36
4.1.1 Substrate Materials.....	12	5.6.4 Distributed Loading .....	38
4.2 Component Packaging .....	14	5.6.5 Lumped Loading .....	39
4.2.1 Device.....	14	5.6.6 Radial Loading.....	40
4.2.2 Connectors.....	14	5.6.7 Logic Signal Line Loading Models .....	41
4.2.3 Cables .....	15	5.6.8 Timing Calculation.....	42
4.3 Thermal Considerations .....	15	5.7 Crosstalk .....	44
4.3.1 System Level Impacts.....	15	5.7.1 Model.....	44
4.3.2 Board Level Impacts.....	15	5.7.2 Microstrip Transmission Line.....	46
4.3.3 Device Level Impacts .....	16	5.7.3 Embedded Microstrip Transmission Line .....	46
		5.7.4 Backward Crosstalk Amplitudes.....	46



Figure 5-42 Crosstalk Voltages for a Line Terminated at Both Ends ..... 45

Figure 5-43 Drivers and Receivers at a Common End ..... 47

Figure 5-44 Drivers and Receivers at Opposite Ends ..... 47

Figure 5-45 AC Noise Immunity for Selected TTL Families ..... 48

Figure 6-1 TDR Impedance Test Coupon ..... 54

Figure 6-2 Test Setup for Measuring Conductor Impedance (Suitable for Receiving Inspection) ..... 54

**Tables**

Table 4-1 Wire Resistivity ..... 13

Table 5-1 Copper Wire Characteristics ..... 19

Table 5-2 Copper Busbar Resistances/ft ..... 19

Table 5-3 Impedance for 0.1  $\mu$ F and 0.001  $\mu$ F DIP and 1206 Capacitors ..... 23

Table 5-4 Typical Data for Some Logic Families ..... 29

Table 5-5 Logic Model Classifications ..... 36

Table 5-6 Connector Equivalent Bandwidth ..... 50

# Design Guide for the Packaging of High Speed Electronic Circuits

## 1 GENERAL

**1.1 Purpose** The object of this document is to provide guidelines for the design of high-speed circuitry. The subjects presented here represent the major factors that may influence a high-speed design. This guide is intended to be used by circuit designers, packaging engineers, circuit board fabricators, and procurement personnel so that all may have a common understanding of each area.

**1.2 Scope** The goal in electronic packaging is to transfer a signal from one device to one or more other devices through a conductor. Considerations include electrical noise, electromagnetic interference, signal propagation time, thermo-mechanical environmental protection, and heat dissipation. High-speed designs are defined as designs in which the interconnecting properties affect circuit function and require consideration. Every electrical concept has relevant physical implementation data and limitations provided to match the electrical and mechanical relationships. This guideline presents first order approximations for each of the subject areas covered. If more detail is required, the papers presented in the bibliography may provide more detailed supplemental data. Since most high speed design requires signal integrity and EMI techniques, often field solvers, signal integrity simulation tools, EMI/EMC simulation programs may be required for resolving design challenges. Many PWB layout design tools include these tools as options to their programs. These simulators are driven by SPICE, IBIS, or other models. References to manufacturers of these tools may be found on the IPC Web site ([www.ipc.org](http://www.ipc.org)).

### 1.3 Symbology, Terms and Definitions

#### 1.3.1 Symbology

##### Symbol Description

ABT	Advanced Bipolar-CMOS Technology
AC	Advanced CMOS
AC	Alternating Current (Time varying current)
ACQ	Advanced CMOS Quiet
ACT	Advanced CMOS TTL Compatible
ACTQ	Advanced CMOS TTL Compatible Quiet
AGP	Advanced Graphics Port Logic
AHC	Advanced High-Speed CMOS
AHCT	Advanced High-Speed CMOS TTL Compatible

ALS	Advanced Low Power Schottky Technology
AS	Advanced Schottky Technology
BCT	Bipolar-CMOS Technology
CMOS	Complimentary Metal Oxide Semiconductor
COB	Chip-On-Board
CTE	Coefficient of Thermal Expansion
CTE <sub>XY</sub>	X and Y-Axis Coefficient of Thermal Expansion
CTE <sub>Z</sub>	Z-Axis Coefficient of thermal expansion
CTT	Center Tap Terminated Logic
DC	Direct Current
DIP	Dual In-line Package
DWB	Discrete Wiring Board
dV/dT	Delta Voltage/Delta Time (Edge Slew Rate)
ECL	Emitter Coupled Logic
EMI	Electromagnetic Interference
ESD	Electro-Static Discharge
F	Fast Bipolar Logic Technology
FR-4	Flame Retardant Level 4, Epoxy Glass Dielectric Material
GaAs	Gallium Arsenide Technology
GTL	Gunning Transceiver Logic
GTL+	Gunning Transceiver Logic Plus
HC	High-Speed CMOS Technology
HCT	High-Speed CMOS TTL Compatible
HL	High-to-Low Signal Edge Transition
HSTL	High-Speed Transceiver Logic
IBIS	I/O Buffer Information Specification
IBuf	Input Buffer
IC	Integrated Circuit
K <sub>B</sub>	Backward Crosstalk
K <sub>F</sub>	Forward Crosstalk
L <sub>G</sub>	Ground Plane Inductance
L <sub>H</sub>	Low-High Signal Edge Transition
L <sub>P</sub>	Power Plane Inductance
LVDS	Low Voltage Differential Signalling
LVEL	Low Voltage ECL
LVPECL	Low Voltage PECL
LVC MOS	Low Voltage CMOS Technology
LVT	Low Voltage Technology

LVTTTL	Low Voltage TTL Technology
LVX	Low Voltage CMOS Translation
OBuf	Output Buffer
PCI	Peripheral Component Interconnect
PDN	Power Distribution Network
PDS	Power Distribution System
PECL	Positive ECL Technology
PWB	Printed Wiring Board
R <sub>C</sub>	Series Lead Resistance
R <sub>G</sub>	Ground Plane Resistance
R <sub>P</sub>	Power Plane Resistance
RSECL	Reduced Swing ECL
R <sub>T</sub>	Sheet Resistance
Si-Ge	Silicon-Germanium
SM	Surface Mount
SPICE	Simulation Program with Integrated Circuit Emphasis
SSTL	Stub Series Terminated Logic
TAB	Tape Automated Bonding
Tan $\delta$	Dissipation Factor (Loss Tangent)
TDR	Time Domain Reflectometer
t <sub>f</sub>	10%-90% Edge Transition Time (Fall Time)
t <sub>p</sub>	Total Signal Line Propagation Delay Time
t <sub>PD</sub>	Propagation Delay Per Unit Length
t <sub>r</sub>	10%-90% Edge Transition Time (Rise Time)
TTL	Transistor Transistor Logic
Z <sub>O</sub>	Characteristic Line Impedance (Unloaded)
Z <sub>O</sub> '	See 5.6.4
$\epsilon_r$	Real Part of Relative Permittivity
$\epsilon_{r,eff}$	Real Part of Effective Relative Permittivity
$\delta$	Skin Depth

**1.3.2 Terms and Definitions** The terms listed below are used in this document. Their definitions are given in order to help the new reader. These definitions are also found in IPC-T-50, "Terms and Definitions for Interconnecting and Packaging Electronic Circuits." Where possible, definitions that appear in the body of this document are referred to as follows: "Bus - 5.6.7.2." This indicates that a definition for "Bus" appears in 5.6.7.2, and will not be repeated here.

**AC Impedance** – The combination of resistance, capacitive reactance, and inductive reactance experienced by time-varying voltage.

**Alternating Current (AC)** – A current that varies with time. This label is commonly applied to a power source that switches polarity many times per second, such as the

power supplied by utilities. An AC signal may take a sinusoidal shape, but could be a square or triangular wave shape.

**Amplitude** – The difference between the high level and the low level of a voltage or current signal.

**Analog Ground Plane** – A solid copper or electrically conductive plane or plane-shape within a layer of a PWB. It provides a low inductive Analog ground signal reference (return path) for analog signal conductors on adjacent or buried layers. It also provides ground interconnect for analog active and passive analog devices.

**Asymmetrical Dual-Strip Stripline** – A stripline where the signal conductor that is embedded between two ground planes is not centered between them.

**Attenuation** – Reduction in the amplitude of a signal due to losses in the media through which it is transmitted.

**Backward Crosstalk** – Noise induced into a quiet line by an adjacent active line as seen at the end of the quiet line that is closest to the signal source. Typically, backward crosstalk is an inductive form of Crosstalk.

**Broadside Coupled Pair** – Signal conductors on adjacent layers that are routed parallel to each other, exhibits mutual trace-width coupled impedance between them, typically 50 to 150 ohms. Usually the conductors are matched in length or delay to a given tolerance.

**Bulk Decoupling Capacitor** – A capacitor that provides low frequency charge storage. Typically a tantalum or aluminum electrolytic dielectric capacitor placed at the power input of a circuit board and others distributed throughout the printed wiring board to reduce noise power and provide energy storage for high frequency decoupling capacitors.

**Bus** – See 5.6.7.2.

**Busbar** – A large copper or brass bar used to carry high power supply currents onto a printed wiring board (PWB) or backplane.

**Capacitance** – A measure of the ability of two adjacent conductors separated by an insulator to hold a charge when a voltage is impressed between them. Measured in Farads.

**Characteristic Impedance** – The vector sum of the impedance and reactance of a parallel conductor structure to the flow of AC current. Usually applied to transmission lines in printed boards and to cables carrying high-speed signals. Normally the characteristic impedance is a constant value over a wide range of frequencies and typically is referred to as Z<sub>O</sub>.

**Chassis Ground Plane** – An electrically conductive metal layer within a printed wiring board that provides a low inductance reference (return path) for signal conductors on adjacent or buried conductors. The chassis ground plane may also be placed on the top and bottom layers of a